Next: About this document ...
Up: Interconnectaware Low Power Highlevel
Previous: Appendix
 1

A. Raghunathan, N. K. Jha, and S. Dey,
Highlevel Power Analysis and Optimization,
Kluwer Academic Publisher, Norwell, MA, 1998.
 2

R. Mehra, L. M. Guerra, and J. M. Rabaey,
``Lowpower architectural synthesis and the impact of exploiting
locality,''
J. VLSI Signal Processing, vol. 13, no. 8, pp. 87788, Aug.
1996.
 3

L. Goodby, A. Orailoglu, and P. M. Chau,
``Microarchitecture synthesis of performanceconstrained, low power
VLSI designs,''
in Proc. Int. Conf. Computer Design, Oct. 1994, pp. 323326.
 4

A. Dasgupta and R. Karri,
``Simultaneous scheduling and binding for power minimization during
microarchitecture synthesis,''
in Proc. Int. Symp. Low Power Design, Apr. 1994, pp. 255270.
 5

J. M. Chang and M. Pedram,
``Register allocation and binding for low power,''
in Proc. Design Automation Conf., June 1995, pp. 2935.
 6

N. Kumar, S. Katkoori, L. Rader, and R. Vemuri,
``Profiledriven behavioral synthesis for low power VLSI systems,''
IEEE Design & Test Comput., pp. 7084, Sept. 1995.
 7

A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. Brodersen,
``Optimizing power using transformations,''
IEEE Trans. ComputerAided Design, vol. 14, no. 1, pp. 1251,
Jan. 1995.
 8

R. S. Martin and J. P. Knight,
``Power profiler: Optimizing ASICs power consumption at the
behavioral level,''
in Proc. Design Automation Conf., June 1995, pp. 4247.
 9

M. Johnson and K. Roy,
``Optimal selection of supply voltages and level conversion during
datapath scheduling under resource constraints,''
in Proc. Int. Conf. Computer Design, Oct. 1996, pp. 7277.
 10

A. Raghunathan and N. K. Jha,
``SCALP: An iterativeimprovementbased low power data path
synthesis system,''
IEEE Trans. ComputerAided Design, vol. 16, no. 11, pp.
12601277, Nov. 1997.
 11

K. S. Khouri, G. Lakshminarayana, and N. K. Jha,
``Highlevel synthesis of low power controlflow intensive
circuits,''
IEEE Trans. ComputerAided Design, vol. 18, no. 12, pp.
17151729, Dec. 1999.
 12

D. Liu and C. Svensson,
``Power consumption estimation in CMOS VLSI chips,''
IEEE J. SolidState Circuits, vol. 29, no. 6, pp. 663670,
June 1994.
 13

J. Cong,
``A interconnectcentric design flow for nanometer technologies,''
Proc. IEEE, vol. 89, no. 4, pp. 505528, Apr. 2001.
 14

D. D. Gajski, N. D. Dutt, A. Wu, and S. T. Lin,
Highlevel Synthesis: Introduction to Chip Design,
Kluwer Academic Publisher, Norwell, MA, 1992.
 15

M. R. Stan and W. P. Burleson,
``Lowpower encoding for global communication in CMOS VLSI,''
IEEE Trans. VLSI Systems, vol. 5, no. 4, pp. 4958, Dec. 1997.
 16

S. Ramprasad, N. R. Shanbhag, and I. N. Hajj,
``A coding framework for lowpower address and data busses,''
IEEE Trans. VLSI Systems, vol. 7, no. 2, pp. 212221, June
1999.
 17

P. P. Sotiriadis and A. Chandrakasan,
``Low power bus coding techniques considering interwire
capacitances,''
in Proc. Custom Integrated Circuits Conf., May 2000, pp.
507510.
 18

S. Hong and T. Kim,
``Bus optimization for lowpower data path synthesis based on network
flow method,''
in Proc. Int. Conf. ComputerAided Design, Nov. 2000, pp.
312317.
 19

P. G. Paulin and J. P. Knight,
``Scheduling and binding algorithms for highlevel synthesis,''
in Proc. Design Automation Conf., June 1989, pp. 16.
 20

C. A. Papachristou and H. Konuk,
``A linear program driven scheduling and allocation method followed
by an interconnect optimization algorithm,''
in Proc. Design Automation Conf., June 1990, pp. 7783.
 21

T. A. Ly, W. L. Elwood, and E. F. Girczyc,
``A generalized interconnect model for data path synthesis,''
in Proc. Design Automation Conf., June 1990, pp. 168173.
 22

E. D. Lagnese and D. E. Thomas,
``Architectural partition for system level synthesis of integrated
circuits,''
IEEE Trans. ComputerAided Design, vol. 10, no. 7, pp.
847860, July 1991.
 23

C. Monahan and F. Brewer,
``Communication driven interconnection synthesis,''
in Proc. 6th Int. Workshop Highlevel Synthesis, 1992.
 24

C. Jego, E. Casseau, and E. Martin,
``Interconnect cost control during highlevel synthesis,''
in Proc. Design Circuits & Integrated Systems Conf., Nov.
2000, pp. 507512.
 25

S. Tarafdar and M. Leeser,
``The DTmodel: Highlevel synthesis using data transfers,''
in Proc. Design Automation Conf., June 1998, pp. 114117.
 26

M. C. McFarland and T. J. Kowalski,
``Incorporating bottomup design into hardware synthesis,''
IEEE Trans. ComputerAided Design, vol. 9, no. 9, pp. 938950,
Sept. 1990.
 27

D. W. Knapp,
``Fasolt: A program for feedbackdriven datapath optimization,''
IEEE Trans. ComputerAided Design, vol. 11, no. 6, pp.
677695, June 1992.
 28

J.P. Weng and A. C. Parker,
``3D scheduling: Highlevel synthesis with floorplanning,''
in Proc. Design Automation Conf., June 1992, pp. 668673.
 29

C. Ramachandran and F. J. Kurdahi,
``Combined topological and functionality based delay estimation using
a layoutdriven approach for high level applications,''
IEEE Trans. ComputerAided Design, vol. 13, no. 12, pp.
14501460, Dec. 1994.
 30

Y.M. Fang and D. F. Wong,
``Simultaneous functionalunit binding and floorplanning,''
in Proc. Int. Conf. ComputerAided Design, Nov. 1994, pp.
317321.
 31

V. G. Moshnyaga and K. Tamaru,
``A floorplan based methodology for datapath synthesis of submicron
ASICs,''
IEICE Trans. Inf. & Syst., vol. E79D, no. 10, 1996.
 32

M. Xu and F. J. Kurdahi,
``Layoutdriven RTL binding techniques for highlevel synthesis
using accurate estimators,''
ACM Trans. Design Automation Electronic Systems, vol. 2, no. 4,
pp. 312343, Oct. 1997.
 33

P. Prabhakaran and P. Banerjee,
``Simultaneous scheduling, binding and floorplanning in highlevel
synthesis,''
in Proc. Int. Conf. VLSI Design, Jan. 1998, pp. 428434.
 34

K. Choi and S. P. Levitan,
``A flexible datapath allocation method for architectural
synthesis,''
ACM Trans. Design Automation Electronic Systems, vol. 4, no. 4,
pp. 376404, Oct. 1999.
 35

W. E. Dougherty and D. E. Thomas,
``Unifying behavioral synthesis and physical design,''
in Proc. Design Automation Conf., June 2000, pp. 756761.
 36

E. Mussoll and J. Cortadella,
``Highlevel synthesis techniques for reducing the activity of
functional units,''
in Proc. Int. Symp. Low Power Design, Apr. 1995, pp. 99104.
 37

S. Dey, A. Raghunathan, N. K. Jha, and K. Wakabayashi,
``Controllerbased power management for controlflow intensive
designs,''
IEEE Trans. ComputerAided Design, vol. 18, no. 10, pp.
14961508, Oct. 1999.
 38

G. Lakshminarayana, A. Raghunathan, N. K. Jha, and S. Dey,
``Power management in highlevel synthesis,''
IEEE Trans. VLSI Systems, vol. 7, no. 1, pp. 715, Mar. 1999.
 39

Independent JPEG Group,
http://www.ijg.org.
 40

K. R. Rao and P. Yip,
Discrete Cosine Transform,
Academic Press, London, 1990.
 41

http://www.cbl.ncsu.edu/benchmarks/.
 42

S.Y. Kung,
VLSI Array Processors,
PrenticeHall, Englewood Cliffs, NJ, 1987.
 43

J. Cong and Z. Pan,
``Interconnect performance estimation models for design planning,''
IEEE Trans. ComputerAided Design, vol. 20, no. 6, pp.
739752, June 2001.
 44

NEC cellbased ASIC CB11,
http://www.necel.com/ASIC/, 2000.
 45

A. Raghunathan,
Personal communication.
 46

J. M. Rabaey,
Digital Integrated Circuits: A Design Perspective,
Prentice Hall, Englewood Cliffs, NJ, 1996.
 47

T. Uchino and J. Cong,
``An interconnect energy model considering coupling effects,''
IEEE Trans. ComputerAided Design, vol. 21, no. 7, pp.
763776, July 2002.
 48

C. N. Taylor, S. Dey, and Y. Zhao,
``Modeling and minimization of interconnect energy dissipation in
nanometer technologies,''
in Proc. Design Automation Conf., June 2001, pp. 754757.
 49

P. P. Sotitriadis and A. Chandrakasan,
``A bus energy model for deep submicron technology,''
to appear in IEEE Trans. VLSI Systems.
 50

P. Heydari and M. Pedram,
``Interconnect energy dissipation modeling in highspeed ULSI
circuits,''
in Proc. Asia & South Pacific Design Automation Conf., Jan.
2002, pp. 132137.
 51

N. Sherwani,
Algorithms for VLSI Physical Design Automation: Second
Edition,
Kluwer Academic Publishers, Norwell, MA, 1995.
 52

C. M. Fiduccia and R. M. Mattheyses,
``A lineartime heuristic for improving network partition,''
in Proc. Design Automation Conf., June 1982, pp. 173181.
 53

H. B. Bakoglu,
Circuits, Interconnections, and Packaging for VLSI,
AddisonWesley, Reading, MA, 1990.
 54

P. Christie,
``A fractal analysis of interconnection complexity,''
Proc. IEEE, vol. 81, no. 10, pp. 14921499, Oct. 1993.
 55

D. Sylvester and K. Keutzer,
``Systemlevel performance modeling with  Berkeley
advanced chip performance calculator,''
in Proc. Workshop on SystemLevel Interconnect Prediction, Apr.
1999, pp. 109114.
 56

J. A. Davis, V. K. De, and J. D. Meindl,
``A stochastic wirelength distribution for gigascale integration
(GSI)  Part I: Derivation and validation,''
IEEE Trans. Eletronic Devices, vol. 45, no. 3, pp. 580589,
Mar. 1998.
 57

J. A. Davis, V. K. De, and J. D. Meindl,
``A stochastic wirelength distribution for gigascale integration
(GSI)  Part II: Application to clock frequency, power dissipation, and
chip size estimation,''
IEEE Trans. Eletronic Devices, vol. 45, no. 3, pp. 590597,
Mar. 1998.
 58

P. Kapur, G. Chandra, and K. C. Saraswat,
``Power estimation in global interconnects and its reduction using a
novel repeater optimization methodology,''
in Proc. Design Automation Conf., June 2002, pp. 461466.
 59

B. S. Cherkauer and E. G. Friedman,
``A unified design methodology for CMOS tapered buffers,''
IEEE Trans. VLSI Systems, vol. 3, no. 1, pp. 99111, Mar.
1995.
 60

V. P. Roychowdhury, S. K. Rao, L. Thiele, and T. Kailath,
``On the localization of algorithms for VLSI processor arrays,''
in Proc. VLSI Signal Processing, III. pp. 459470, IEEE
Press, NY, 1988.
 61

M. Munch, B. Wurth, R. Mehra, J. Sproch, and N. Wehn,
``Automating RTlevel operand isolation to minimize power
consumption in datapaths,''
in Proc. Design, Automation & Testing in Europe, Mar. 2000,
pp. 624631.
 62

C.T. Hsieh and M. Pedram,
``Architectural energy optimization by bus splitting,''
IEEE Trans. ComputerAided Design, vol. 21, no. 4, pp.
408414, Apr. 2002.
 63

National Technology Roadmap for Semiconductors,
Semiconductor Industry Association, 1997.
 64

H. C. Lin and L. W. Linholm,
``An optimized output stage for MOS integrated circuits,''
IEEE J. SolidState Circuits, vol. SC10, no. 2, pp. 106109,
Apr. 1975.
 65

J.S. Choi and K. Lee,
``Design of CMOS tapered buffer for minimum powerdelay product,''
IEEE J. SolidState Circuits, vol. 29, no. 9, pp. 11421145,
Sept. 1994.
Lin Zhong
20031011